- HOME
- interface jinnianhui金年会
- Int金年会官网入口在线登录网址faceV-by-One®
- jinnian金年会CV234
jinnian金年会CV234
- Int金年会官网入口在线登录网址faceV-by-One®
- jinnian金年会CV215
- jinnian金年会CV217
- jinnian金年会CV219
- jinnian金年会CV231
- jinnian金年会CV233
- jinnian金年会CV235
- jinnian金年会CV241A
- jinnian金年会CV241A-P
- jinnian金年会CV243
- jinnian金年会CV333-Q
- jinnian金年会CV353-Q
- jinnian金年会CV216
- jinnian金年会CV218
- jinnian金年会CV220
- jinnian金年会CV226
- jinnian金年会CV234
- jinnian金年会CV236
- jinnian金年会CV242
- jinnian金年会CV242A
- jinnian金年会CV242A-P
- jinnian金年会CV244A
- jinnian金年会CV244A-QP
- jinnian金年会CV334-Q
- jinnian金年会CV2911B
- jinnian金年会CV2712
- jinnian金年会CV2712
InterfaceInt金年会官网入口在线登录网址faceV-by-One®jinnian金年会CV234
Overview
jinnian金年会e jinnian金年会CV234 is designed to support video data conversion from V-by-One®HS input signals to LVDS signals. It has one high-speed data lane and, effective maximum serial data rate is 3.36Gbps/lane.
- V-by-One®HS to LVDS Conversion
- V-by-One®HS 1lane input
4.2Gbps (effective rate 3.36Gbps) / lane - 5ch LVDS output
32bits/pixel
63-735Mbps/ch - Power Supply:1.8/3.3V
- Package:QFN48
- Recommended Tx:
InterfaceV-by-One®
InterfaceV-by-One®
V-by-One®HS Iutput | LVDS Data Output | LVDS Input Clock Frequency |
---|---|---|
1Lane | 4ch(24bit) | 9MHz to 100MHz |
1Lane | 5ch(32bit) | 9MHz to 105MHz |
Go to FAQ for this jinnian金年会
Download documents
-
Data Sheet
-
Design Guide
-
Evaluation Board
jinnian金年会EVA233-V3_jinnian金年会EVA234-V3_UsersGuide_Rev.1.01_E.pdf