- HOME
- jinnian金年会官方登录 / Interface
- LVDS
- jinnian金年会官方登录C63LVD823B
jinnian金年会官方登录C63LVD823B
- LVDS
- jinnian金年会官方登录C63LVDM83D
- jinnian金年会官方登录C63LVDM83D-Z
- jinnian金年会官方登录C63LVDM83E
- jinnian金年会官方登录C63LVDM87
- jinnian金年会官方登录C63LVD823B
- jinnian金年会官方登录C63LVD827
- jinnian金年会官方登录C63LVD827-Z
- jinnian金年会官方登录C63LVD103D
- jinnian金年会官方登录C63LVD1023B
- jinnian金年会官方登录C63LVDF84B
- jinnian金年会官方登录C63LVDF84C
- jinnian金年会官方登录C63LVDR84B
- jinnian金年会官方登录C63LVDR84C
- jinnian金年会官方登录C63LVD104C
- jinnian金年会官方登录C63LVD1022
- jinnian金年会官方登录C63LVD1024
- jinnian金年会官方登录C63LVD1027
- jinnian金年会官方登录C63LVD1027
- jinnian金年会官方登录C63LVD1027D
- jinnian金年会官方登录C63LVD1027D
Overview
jinnian金年会官方登录e jinnian金年会官方登录C63LVD823B transmitter is designed to support Dual Link transmission between Host and Flat Panel Display up to 1080p/QXGA resolutions, suited to LCD TVs and LCD monitors.
- LVCMOS to LVDS Conversion
- LVCMOS Parallel 2ports input
51bits/2pixel
320M pixel/sec.(Max. Clock Freq. 160MHz)
1.2V to 3.3V input supported
Input clock edge selectable - 4chs LVDS 2ports (Dual Link) output
1.22Gbps/ch
LVDS swing mode to reduce EMI - Port 1/2 Asynchronous input available
- Power Supply:3.3V
- Package:TQFP100
Pin Compatible wijinnian金年会官方登录 jinnian金年会官方登录C63LVD823 or jinnian金年会官方登录C63LVD823A - Operating Temperature:-20 to 70℃
- Recommended Rx:
jinnian金年会官方登录C63LVD1022
jinnian金年会官方登录C63LVD1024
Go to FAQ for this jinnian金年会官方登录
Download documents
-
Data Sheet
-
IBIS Model